Conference: | DVCLUB Europe | RISC-V Verification Strategies |
Speaker: | Mike Thompson, OpenHW Group |
Speaker Title: | CORE-V-VERIF: an open-source SV/UVM environment for RISC-V cores |
Abstract: | CORE-V-VERIF is an open-source project supported by the OpenHW Group. Its goal is to provide an open-source environment and work-flow that can be deployed onto any RISC-V processor core. In December of 2020, OpenHW Group members successfully use CORE-V-VERIF to complete the end-to-end verification of the CV32E40P CORE-V core, a RISC-V compatible RV32IMC core.To date, CORE-V-VERIF has been deployed on six RISC-V cores.
Key Points:
|
Speaker Biography: | Mike is a functional verification engineer and manager who has been involved in all aspects of the discipline: simulation, emulation, prototyping and formal verification. He is strong proponent of coverage driven processes in the pursuit of first-time-right silicon. |
Sponsors
DVCLUB Europe is made possible through the generosity of our sponsors.
![client](https://www.tessolve.com/wp-content/uploads/2020/06/sidebar264-dvclub-sponsor-breker-1a.jpg)
![client](https://www.tessolve.com/wp-content/uploads/2022/10/sidebar264-dvclub-sponsor-arm-1a.jpg)
![client](https://www.tessolve.com/wp-content/uploads/2020/06/sidebar264-dvclub-sponsor-synopsys-1a.jpg)
![client](https://www.tessolve.com/wp-content/uploads/2020/06/sidebar264-dvclub-sponsor-st-1a.jpg)
![client](https://www.tessolve.com/wp-content/uploads/2022/10/Siemens-Logo_gold_1.jpg)
![client](https://www.tessolve.com/wp-content/uploads/2020/06/sidebar264-dvclub-sponsor-onespin-1a.jpg)
![client](https://www.tessolve.com/wp-content/uploads/2022/10/sponsor-vf2018-cadence-1f.jpg)