




Mixed Signal Soc Verification

DVClub Edinburgh

Marcel Ahmedzai/Michael O'Sullivan

29th Jan 2025

 cadence[®]

Presentation Outline

- Introduction
- Mixed Signal Verification
- Cadence Tool Suite for Mixed Signal Verification
- Mixed Signal Verification Debugging
- Cadence Mixed Signal Verification Innovations
 - Palladium and RNM
 - Jasper
- Customer Success Stories
- 2025 Cadence Mixed Signal Verification Vision
- Summary


Computer Chips Are Powering Everything



**Limitless
Connectivity and
Mobile Devices**



**Data Center and
Cloud**



Generative AI




**Software-Defined
Vehicles**



**Augmented and
Virtual Reality**

The Future Is Bright for Semiconductors


TRANSISTOR COUNT



SOURCE: WIKIPEDIA "TRANSISTOR COUNT"


SEMICONDUCTORS

\$1 Trillion



SOURCE: IBS MONTHLY REPORT AUGUST 2023

Verification Strategy



Pre-Silicon Software Validation

Dynamic Duo of Cadence Silicon and FPGA-based hardware acceleration

Chip Verification


Lead in verification performance with the fastest engines and an AI-driven full flow

ROI Mindset
bugs found
per \$ per day

IBS, Global Semiconductor Industry Service Report, July 2022

Cadence Overview

Leading provider of **Intelligent System Design™** solutions software, hardware, and IP that turn design concepts into reality



Computational software

for designing today's electronic systems

\$1.215B

Q3 2024 revenue

>12,000

employees worldwide

Culture of innovation



more than 20 significant new products in last 3 years

26

global development centers

Nasdaq: CDNS; S&P 500 and Nasdaq 100 indexes

Cadence Accelerated Design Solution



AI

Principled Simulation + Optimization

Accelerated Compute



Mixed-Signal Verification

Mixed-Signal Simulation Essential to Today's SoCs

- SoCs increase in analog blocks
 - 5G LTE, AI/ML, IoT, Haptics
- Analog/Digital interaction needs to be verified
 - Not testing interaction leads to failures
 - Mixed-Signal bug finding accelerated by regressions
- SoC / SPICE co-sim doesn't scale
 - SPICE fidelity / performance trade-off prevents needed verification
 - SV Real Number Modeling approaches accuracy at digital simulation speeds
 - Runtime improvement of 100x-1000x


- More “connected” -> WiFi / Bluetooth / RF
- Everything “smarter” / Intelligent -> Sensors
- Need all day / Power management -> PMICs

New Design Concepts to Reality!

IP (Blocks) <-> Chips (SoCs) <-> Systems

Heterogeneous systems
(Digital, Analog content)


Mixed Signal Verification





Applications of Mixed-Signal Verification

- Complex analog control with high-speed clocks
 - From Analog to Digital or Digital to Analog interaction
 - Large number of states required in digital for analog conversion
 - Non linearities in A to D conversion, over voltage, over current detection, PLL clock drifts, over temperature conditions, ...
- Power supply sequencing
 - Verifying transition of Power States
 - Is PLL lock tracked properly
- Low power modes
 - Power supply loading, brown out when sequencing is incorrect, ...


Find Bugs Earlier in Verification



Digital Simulation



Mixed Signal Simulation



Actual voltage
RNM domain

The issue was found due to ramp-up of VDD Voltage in MS which Digital Simulations missed

Mixed Signal Soc

Analog Blocks


Analog Blocks can be

- Spice (Co-sim)
- SVRNM, VHDLRNM
- Verilog-AMS, VHDL-AMS
- C, SystemC

Spice

SV RNM

Mixed Signal Converter Blocks




Seamlessly user can mix and match different Analog model abstractions (Spice

Digital Blocks



Cadence Tool Suite for Mixed Signal Verification

Optimizing Throughput Across The Full Verification Flow




Xcelium Mixed-Signal App




- The **Xcelium™ Mixed-Signal App** enables mixed-signal simulations for:
 - DV Applications: Enables event based digital mixed-signal simulation with RNM
 - AMS Applications: Integrated with Spectre™ AMS Designer to enable mixed signal simulation for co-simulation or AMS Applications

RNM / DV Applications




Co-sim / AMS Applications




For High Performance, Seamless Mixed-Signal Verification

- Single mixed-signal elaboration and simulation solution for complex SoCs and multi-chip designs
 - Common MS simulator within *domain-specific* environments (DV, Analog)
 - Seamless use model in both command-line/DV and Virtuoso/Analog environments for highly productivity hand-off between DV and Analog
- Simulation planning, regression, and traceability using Verisium Manager™ Metric-Driven Signoff Platform
- Use with Virtuoso ADE Assembler and Verifier for simulation management and distribution with an analog point of view



Full Flow Verification with Xcelium Mixed-Signal App



Enable Metric Driven Verification (MDV), Verisium Manager

Use Verification Capabilities in MS


- Connect UVM objects to analog components
- Advanced MDV concepts with MS designs (features also works with Spice)
- Use System Verilog efficiencies to create replicated instances with analog blocks

Apply Low Power

Use existing UVM test benches

Advanced MS SoC Verification Methodology


Metric Driven Verification (MDV) Flow



The MDV solution allows users to proactively manage verification metrics, enabling users to close the verification loop faster


Real Number Modeling, (RNM) for Mixed-Signal Simulation

- The designs have greatly increased in size and cannot be simulated in pure SPICE simulation
 - Traditionally analog designer using a SPICE simulator to verify their design
- SV RNM executes analog 100x to 1000x faster in Xcelium running system-level tests
- SV RNM also enable simulation with high accuracy
- Models are easily ported between Virtuoso® and Xcelium environments




Xcelium: Leadership digital mixed-signal Performance

Save & Restore



Init once across multiple tests

Incremental Build




Rapid iteration using MSIE

SimAI




3-5X on randomized test suites

Multi-core Technology



3-5X on gate-level DFT sims

Real Number Modeling





Leading performance / EEnet Library



Mixed Signal Verification Debugging.



Analog and Mixed Signal Debugging Challenge

- Trace and Debug Analog Circuit especially text netlist based Spectre/SPICE blocks
- Debug mixed signal boundary
- Unified Debugging Environment



MS Verification debugging tools


- SimVision Mixed Signal Debug Option
- Verisium Debug



*Cadence Joint Enterprise Data (JED) AI Platform

SimVisionMS Debugging Flow

When you find an issue in your design -- debugging starts from where the issue is found



Interactive Browse Currents Tab in Schematic Tracer

- Know the current flow value and direction

The screenshot displays the 'Schematic Tracer 1 - SimVision' interface. The 'Browse Currents' window is open, showing a table of current flow values for various terminals. The 'Local Level of: testbench.p11_top.xi3.n3' is set to $1.66765e-05$ V. The table lists terminals and their corresponding current values in Amperes (A).

Terminals	Currents
mn3.d_\$flow	2.63287e-08 A
mp10.d_\$flow	-2.62977e-08 A
mp5.g_\$flow	-1.30783e-11 A
mp11.d_\$flow	-1.30537e-11 A
mn4.d_\$flow	-2.75551e-12 A
mn5.g_\$flow	-2.12948e-12 A

The schematic diagram in the background shows a complex circuit with various components and connections. A yellow arrow points from the 'Browse Currents' window to a specific component in the schematic, indicating the current flow direction and value for that component. The 'Browse Currents' window is highlighted with a yellow border, and a red box highlights the 'Browse Currents' icon in the toolbar.

Mixed Signal Nets and IE/CMs Profiling in Mixed Net Browser



Event Number

Instance	Module	max_duration_a2d_x	num_a2d_events	num_d2a_events	time_last_a2d_x	vin_exceeded_limit
refclk_L2E_2__electrical	L2E_2	-1	0	162	-1	0
clock[0]__L2E_2__ddiscrete_1_5	L2E_2	-1	0	3	-1	0
reset_L2E_2__electrical	L2E_2	-1	0	3	-1	0
vcoclk_L2E_2__ddiscrete_2	L2E_2	-1	0	2	-1	0
net036_L2E_2__ddiscrete_2	L2E_2	-1	0	2	-1	0
vcoclk_E2L_2__ddiscrete_1_5	E2L_2	-1	1	0	-1	0
p0_E2L_2__ddiscrete_2	E2L_2	-1	1	0	-1	0

X State Check

Exceed Value

0 objects selected

11,000ps

Options

Click and add to schematic area

1 object selected

OOMR Browser GUI

OOMR in tree view

OOMR Browser 1 - SimVision

File Edit View Explore Simulation Windows Help

TimeA = 10 ns Search Times: Digital Value

Scope Tree for OOMR

Scope: All Available Data

- simulator
 - top(1)
 - S3
 - ana1(4)
 - S1
 - S2
 - T1(3)
 - monitor1
 - Library Cells
 - ana2(4)
 - Library Cells

Type	Source	Scope	OOMR	Resolution	Value
port connection	Target worklib(vams):65:30	top.ana1.T1	S1.s1	top.ana1.S1.s1	0.000308951
access function	Target worklib(vams):52:19	top.ana1.T1	S1.s1	top.ana1.S1.s1	0.000308951
system function	Target worklib(vams):54:11	S1.s1			NaN

- Send OOMR to Source Browser
- Send resolution to Waveform Window
- Send resolution to Watch Window
- Send resolution to Source Browser
- Send resolution to Schematic Tracer

1 object selected

New icon is added

Each OOMR is listed

RMB Menu to send to other browsers



Cadence Mixed Signal Verification Innovations


RNM Leveraged from Simulation to Emulation

✓ Ability to emulate Real Number Models – Palladium Z3

- Verify analog behavior in larger Mixed Signal SoC
- Runtime Speed Up – **1000x** and within **0.1%** accuracy compared to simulation (XLM or Spectre)
- Robust System Verilog Language Support for Real Number Modeling RNM
 - Wreal, Real, System Verilog UDN (ex – EEnet)
- Allows Mixed Signal SoC verification of
 - Analog Trim
 - Analog Start Up
 - DSP <-> Analog interaction behavior modeling
 - PMC Control with RNM based Power Supply Models



Jasper Connectivity Flow



DMS Connectivity Enhancements

- Extend the support for Verilog AMS and SV-RNM files
- DMS types supported
 - `real` (SV var) , `wreal` (VAMS net)
 - `wreal1driver`, `wreal4state`, `wrealmin`, `wrealmax`, `wrealsum`, `wrealavg` (cds_rnm_pkg net with dedicated resolutions in VAMS and SV)
 - `EEnet` (EE_pkg types)
- Connectivity between scalar types real and logic can be proven
 - Real types are converted to a single bit logic type to enable connectivity checks
 - Complex type `EEnet` connectivity still requires the path to be all `EEnet` throughout the path



Xcelium Mixed-Signal Success Stories

Renesas: SVRNM / High-Performance DV MS Verification

Simulation results

- Complete comparison for 4 models. (rating: **high**, **medium**, low)

Winner for digital heavy simulation

	AMS model	Open-loop RNM	Closed-loop RNM	Closed-loop RNM with EENet
Driver	AMS driver	Digital driver	Digital driver	Digital driver
Development difficulty	Difficult (deal with convergence issue and slow sim optimization)	Easy	Difficult (deal with mathematical equation)	Medium
Change to schematic	No change	Yes, combine all blocks into one model file	Yes, combine charge pump, loop filter.	No change
Accuracy	Highest	Lowest	High	High
Sim time in individual testbench	14 min (can be reduced based on optimization)	~1 second	~1 second	~1 second
Sim time in a top-level verification test: data path	Not tested	16 min 10 s	22 min 18s	21 min 35s

Note: Won the 2nd best paper award in DVCon 2023




2025 Cadence Mixed Signal Verification Vision

Mixed-Signal Verification Vision: 2025 and beyond

Accelerate verification productivity – across Mixed-Signal Simulation, Emulation and Debug

Accelerate Mixed-Signal Verification Productivity



- **Xcelium Mixed-Signal App**
 - Build Performance (MSIE, Seamless DMS)
 - Runtime Profiling of SVRNM resolution
 - Native RNM/wreal Tran Engine
 - Verisium-Debug + DMS Enhancements
- **EEnet Model Library**
 - Rapid analog model development
 - (RNM simulation, emulation flow*)
 - Command line, Virtuoso support
- **Accelerate RNM via Palladium**
- **MS Debug (Producers, Consumers)**
- **Model Validation (Stealth mode)**
 - Simcompare for RNM, AMS regressions




Summary

Summary

For High Performance, High Quality, Seamless Mixed-Signal Verification

- Single mixed-signal elaboration and simulation solution for complex SoCs and multi-chip designs
 - Common MS simulator within *domain-specific* environments (DV, Analog)
 - Seamless use model in both command-line/DV and Virtuoso/Analog environments for highly productivity hand-off between DV and Analog
- Simulation planning, regression, and traceability using Verisium Manager™ Metric-Driven Signoff Platform
- Use with Virtuoso ADE Assembler and Verifier for simulation management and distribution with an analog point of view





cādence[®]

© 2025 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.