Mixed Signal Soc Verification DVClub Edinburgh

Marcel Ahmedzai/Michael O'Sullivan 29th Jan 2025



Presentation Outline

- Introduction
- Mixed Signal Verification
- Cadence Tool Suite for Mixed Signal Verification
- Mixed Signal Verification Debugging
- Cadence Mixed Signal Verification Innovations
 Palladium and RNM
 - Jasper
- Customer Success Stories
- 2025 Cadence Mixed Signal Verification Vision

cādence

Summary

Computer Chips Are Powering Everything



The Future Is Bright for Semiconductors



SEMICONDUCTORS

\$1 Trillion



cādence

SOURCE: IBS MONTHLY REPORT AUGUST 2023

SOURCE: WIKIPEDIA "TRANSISTOR COUNT"

Verification Strategy



IBS, Global Semiconductor Industry Service Report, July 2022

Pre-Silicon Software Validation

Dynamic Duo of Cadence Silicon and FPGA-based hardware acceleration

Chip Verification

Lead in verification performance with the fastest engines and an Al-driven full flow



Cadence Overview

Leading provider of **Intelligent System Design**[™] solutions software, hardware, and IP that turn design concepts into reality





cādence

Source: Cadence Earnings Press Release, October 28, 2024 <u>https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr-ir/2024/cadence-reports-third-quarter-2024-financial-results.html</u>

Cadence Accelerated Design Solution





cādence

© 2025 Cadence Design Systems, Inc. All rights reserved.



Mixed-Signal Verification



Mixed-Signal Simulation Essential to Today's SoCs

- SoCs increase in analog blocks
 - 5G LTE, AI/ML, IoT, Haptics
- Analog/Digital interaction needs to be verified
 - Not testing interaction leads to failures
 - Mixed-Signal bug finding accelerated by regressions
- SoC / SPICE co-sim doesn't scale
 - SPICE fidelity / performance trade-off prevents needed verification
 - SV Real Number Modeling approaches accuracy at digital simulation speeds
 - Runtime improvement of 100x-1000x

- More "connected" -> WiFi / Bluetooth / RF
- Everything "smarter" / Intelligent -> Sensors
- Need all day / Power management -> PMICs

New Design Concepts to Reality!

Heterogeneous systems (Digital, Analog content)

$$\leftarrow \quad \frac{\text{Mixed Signal Verification}}{\rightarrow}$$



Applications of Mixed-Signal Verification

- Complex analog control with high-speed clocks
 - From Analog to Digital or Digital to Analog interaction
 - Large number of states required in digital for analog conversion
 - Non linearities in A to D conversion, over voltage, over current detection, PLL clock drifts, over temperature conditions, ...
- Power supply sequencing
 - Verifying transition of Power States
 - Is PLL lock tracked properly
- Low power modes
 - Power supply loading, brown out when sequencing is incorrect, ...

Find Bugs Earlier in Verification



Baseline = 0

01

or Cursoror 0

'h 01

0.756

....

imeA = 142ns

200ns

400ns



The issue was found due to ramp-up of VDD Voltage in MS which Digital Simulations missed

RNM domain

Baseline ▼= 0

💶 Cursor-Baseline 🕶 = 142ns

Name

🔹 CLK

- 🔛 VDD

Ė~\$\$\$ COUNT[7:0]

Mixed Signal Soc



© 2025 Cadence Design Systems, Inc. All rights reserved



Cadence Tool Suite for Mixed Signal Verification



Optimizing Throughput Across The Full Verification Flow



Xcelium Mixed-Signal App



The **Xcelium™ Mixed-Signal App** enables mixed-signal simulations for:

- DV Applications: Enables event based digital mixed-signal simulation with RNM
- AMS Applications: Integrated with Spectre[™] AMS Designer to enable mixed signal simulation for co-simulation or AMS Applications



Co-sim / AMS Applications



For High Performance, Seamless Mixed-Signal Verification

- Single mixed-signal elaboration and simulation solution for complex SoCs and multi-chip designs
 - Common MS simulator within domain-specific environments (DV, Analog)
 - <u>Seamless use model</u> in both command-line/DV and Virtuoso/Analog environments for highly productivity hand-off between DV and Analog
- Simulation planning, regression, and traceability using Verisium Manager[™] Metric-Driven Signoff Platform
- Use with Virtuoso ADE Assembler and Verifier for simulation management and distribution with an analog point of view



Full Flow Verification with Xcelium Mixed-Signal App



Enable Metric Driven Verification (MDV), Verisium Manager

Use Verification Capabilities in MS

- Connect UVM objects to analog components
- Advanced MDV concepts with MS designs (features also works with Spice)

cādence

 Use System Verilog efficiencies to create replicated instances with analog blocks

Advanced MS SoC Verification Methodology Metric Driven Verification (MDV) Flow



The MDV solution allows users to proactively manage verification metrics, enabling users to close the verification loop faster

Real Number Modeling, (RNM) for Mixed-Signal Simulation

- The designs have greatly increased in size and cannot be simulated in pure SPICE simulation
 - Traditionally analog designer using a SPICE simulator to verify their design
- SV RNM executes analog 100x to 1000x faster in Xcelium running system-level tests
- SV RNM also enable simulation with high accuracy
- Models are easily ported between Virtuoso[®] and Xcelium environments



Xcelium: Leadership digital mixed-signal Performance





Mixed Signal Verification Debugging.



Analog and Mixed Signal Debugging Challenge

- Trace and Debug Analog Circuit especially text netlist based Spectre/SPICE blocks
- Debug mixed signal boundary
- Unified Debugging Environment



cādence

LDO

MASTER

(SPICE)

VDD 5V

REFSYS

BANDGAP

(RNM)

VSS

MS Verification debugging tools

SimVision Mixed Signal Debug Option

Verisum Debug





SimVisionMS Debugging Flow

When you find an issue in your design -- debugging starts from where the issue is found



24 © 2025 Cadence Design Systems, Inc. All rights reserved.

Interactive Browse Currents Tab in Schematic Tracer

• Know the current flow value and direction



Mixed Signal Nets and IE/CMs Profiling in Mixed Net Browser





cādence[®]

26 © 2025 Cadence Design Systems, Inc. All rights reserved.

OOMR Browser GUI





Cadence Mixed Signal Verification Innovations



RNM Leveraged from Simulation to Emulation

Ability to emulate Real Number Models – Palladium Z3

- Verify analog behavior in larger Mixed Signal SoC
- Runtime Speed Up 1000x and within 0.1% accuracy compared to simulation (XLM or Spectre)
- Robust System Verilog Language Support for Real Number Modeling RNM
 - Wreal, Real, System Verilog UDN (ex EEnet)
- Allows Mixed Signal SoC verification of
 - > Analog Trim
 - Analog Start Up
 - DSP <-> Analog interaction behavior modeling
 - PMC Control with RNM based Power Supply Models



Jasper Connectivity Flow



DMS Connectivity Enhancements

- Extend the support for Verilog AMS and SV-RNM files
- DMS types supported
 - o real (SV var) , wreal (VAMS net)
 - wreal1driver, wreal4state, wrealmin, wrealmax, wrealsum, wrealavg (cds rnm pkg net with dedicated resolutions in VAMS and SV)
 - EEnet (EE_pkg types)
- Connectivity between scalar types real and logic can be proven
 - Real types are converted to a single bit logic type to enable connectivity checks
 - Complex type **EEnet** connectivity still requires the path to be all **EEnet** throughout the path





Xcelium Mixed-Signal Success Stories



Renesas: SVRNM / High-Performance DV MS Verification

Simulation results

• Complete comparison for 4 models. (rating: high, medium, low)

Winner for digital heavy simulation

	AMS model	Open-loop RNM	Closed-loop RNM	Closed-loop RNM with EENet
Driver	AMS driver	Digital driver	Digital driver	Digital driver
Development difficulty	Difficult (deal with convergence issue and slow sim optimization)	Easy	Difficult (deal with mathematical equation)	Medium
Change to schematic	No change	Yes, combine all blocks into one model file	Yes, combine charge pump, loop filter.	No change
Accuracy	Highest	Lowest	High	High
Sim time in individual	14 min (can be reduced based on	~1 second	~1 second	~1 second
testbench	optimization)			
Sim time in a top-level	Not tested	16 min 10 s	22 min 18s	21 min 35s
verification test: data path				

Note: Won the 2nd best paper award in DVCon 2023







2025 Cadence Mixed Signal Verification Vision



Mixed-Signal Verification Vision: 2025 and beyond

Accelerate verification productivity – across Mixed-Signal Simulation, Emulation and Debug



- Xcelium Mixed-Signal App
 - Build Performance (MSIE, Seamless DMS)
 - Runtime Profiling of SVRNM resolution
 - Native RNM/wreal Tran Engine
 - Verisium-Debug + DMS Enhancements
- EEnet Model Library
 - Rapid analog model development
 - (RNM simulation, emulation flow*)
 - Command line, Virtuoso support
- Accelerate RNM via Palladium
- MS Debug (Producers, Consumers)
- Model Validation (Stealth mode)
 - Simcompare for RNM, AMS regressions



Summary



Summary

For High Performance, High Quality, Seamless Mixed-Signal Verification

- <u>Single mixed-signal elaboration and simulation solution</u> for complex SoCs and multi-chip designs
 - Common MS simulator within domain-specific environments (DV, Analog)
 - <u>Seamless use model</u> in both command-line/DV and Virtuoso/Analog environments for highly productivity hand-off between DV and Analog
- Simulation planning, regression, and traceability using Verisium Manager[™] Metric-Driven Signoff Platform
- Use with Virtuoso ADE Assembler and Verifier for simulation management and distribution with an analog point of view



cādence

© 2025 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>https://www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.