

2013 IEEE International Test Conference

(ITC 2013)

**Anaheim, California, USA
6-13 September 2013**



IEEE Catalog Number: CFP13ITC-POD
ISBN: 978-1-4799-0860-8

Table of Contents

INTRODUCTORY SECTION

Welcome Message
Steering Committee
Paper Awards
Technical Program Committee
ITC Technical Paper Evaluation and Selection Process
2014 Call-for-Papers
Test Technology Technical Council (TTTC)
Technical Paper Reviewers

ADDRESSES

Keynote

Challenges in Mobile Devices: Process, Design and Manufacturing
Kwang-Hyun Kim

Keynote

Compute Continuum and the Nonlinear Validation Challenge
John D. Barton

Keynote

Efficient Resilience in Future Systems: Design and Modeling Challenges
Pradip Bose

SESSION 1 ATE SOLUTIONS—ALL THE WAY TO LIGHT SPEED

Session Chair: Z. Conroy, Coordinator: D. Armstrong

- 1.1 *30-Gb/s Optical and Electrical Test Solution for High-Volume Testing*
D. Watanabe, S. Masuda, H. Hara, T. Ataka, A. Seki, A. Ono T. Okayasu
- 1.2 *Test-Yield Improvement of High-Density Probing Technology Using Optimized Metal Backer with Plastic Patch*
S-K. Hsu, H. Chen, C-H. Huang, D-J. Liu, W-H. Lin, H-C. Lin, C-N. Peng, M-J. Wang
- 1.3 *RF MEMS Switches for Wide I/O Data Bus Applications*
M. Cohn, K. Saechao, M. Whitlock, D. Brenman, W. Tang

SESSION 2 FINDING THE GEMS IN THE TEST DATA MINE

Session Chair: P. Maxwell, Coordinator: A. Gattiker

- 2.1 *A Pattern Mining Framework for Inter-Wafer Abnormality Analysis*
N. Sumikawa, L. Wang, M. Abadir
- 2.2 *Adaptive Testing -- Cost Reduction Through Test Pattern Sampling*
M. Grady, B. Pepper, J. Patch, M. Degregorio, P. Nigh,
- 2.3 *Predicting System-level Test and In-Field Customer Failures Using Data Mining*
H. Chen, R. Hsu, P. Yang, J. Shyr

Table of Contents

SESSION 3 2.5D/3D-IC DFT

Session Chair: E. Marinissen, Coordinator: M. Abadir

- 3.1 *Test and Debug Strategy for TSMC CoWoS Stacking Process-based Heterogeneous 3D-IC: A Silicon Case Study*
SK. Goel, S. Adham, M-J. Wang, J-J. Chen, T-C. Huang, A. Mehta, F. Lee, V. Chickermane, B. Keller, T. Valind, S. Mukherjee, N. Sood, J. Cho, H-H. Lee, J. Choi, S. Kim
- 3.2 *Fault Diagnosis of TSV-based Interconnects in 3-D Stacked Designs*
J. Rajski, J. Tyszer
- 3.3 *A Graph-Theoretic Approach for Minimizing the Number of Wrapper Cells for Pre-Bond Testing of 3D- Stacked ICs*
M. Agrawal, K. Chakrabarty

SESSION 4 SCAN COMPRESSION FOR LARGE DESIGNS

Session Chair: S. Ravi, Coordinator: R. Parekhji

- 4.1 *Two-level Compression Through Selective Reseeding*
P. Wohl, J. Waicukauski, F. Neuveux, G. Maston, N. Achouri, J. Colburn
- 4.2 *SmartScan - Hierarchical Test Compression for Pin-limited Low-Power Designs*
K. Chakravadhanula, V. Chickermane, D. Pearl, A. Garg, R. Khurana, S. Mukherjee, P. Nagaraj
- 4.3 *EDT Bandwidth Management—Practical Scenarios for Large SOC Designs*
J. Janicki, J. Tyszer, W-T. Cheng, Y. Huang, M. Kassab, N. Mukherjee, J. Rajski, Y. Dong, G. Giles

SESSION 5 DATA GATHERING AND DIAGNOSTICS

Session Chair: E. Yilmaz, Coordinator: A. Gattiker

- 5.1 *PADRE: Physically-aware Diagnostic Resolution Enhancement*
Y. Xue, O. Poku, X. Li, R. Blanton
- 5.2 *Test Data Analytics—Exploring Spatial and Test-Item Correlations in Production Test Data*
C-K. Hsu, F. Lin, K-T. Cheng, W. Zhang, X. Li, J. Carulli, K. Butler
- 5.3 *Process Monitoring Through Wafer-level Spatial Variation Decomposition*
K. Huang, N. Kupp, J. Carulli, Y. Makris

SESSION 6 DFT AND SECURITY

Session Chair: V. Chandler, Coordinator: M. Abadir

- 6.1 *Differential Scan-Path: A Novel Solution for Secure Design-for-Testability*
S. Manich, M. Wamser, O. Guillen, G. Sigl
- 6.2 *Don't Forget to Lock Your SIB: Hiding Instruments Using P1687*
J. Dworak, A. Crouch, J. Potter, A. Zygmuntowicz, M. Thornton
- 6.3 *SCAN-PUF: A Low-Overhead Physically Unclonable Function from Scan-Chain Power-Up States*
B. Niewenhuis, R. Blanton, M. Bhargava, K. Mai



Table of Contents

SESSION 7 3-D/TSV TESTING

Session Chair: S. Pateras, Coordinator: D. Josephson

- 7.1 *Uncertainty-aware Robust Optimization of Test-Access Architectures for 3D Stacked ICs*
S. Deutsch, K. Chakrabarty, E. J. Marinissen
- 7.2 *Delay Testing and Characterization of Post-Bond Interposer Wires in 2.5-D ICs*
S-Y. Huang, L-R. Huang, K-H. Tsai, W-T. Cheng
- 7.3 *A Test Probe for TSV Using Resonant Inductive Coupling*
R. Rashidzadeh, I. Basith

SESSION 8 MANAGING TESTS FOR COMPLEX SOCS

Session Chair: P. Varma, Coordinator: D. Josephson

- 8.1 *Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study*
Y. Li, E. Cheng, S. Makar, S. Mitra
- 8.2 *Optimizing Redundancy Design for Chip-Multiprocessors for Flexible Utility Functions*
D.Cheng, S. Gupta
- 8.3 *Fault Mitigation Strategies for CUDA GPUs*
S. Di Carlo, G. Gambardella, I. Martella, P. Prinetto, D. Rolfo, P. Trotta

SESSION 9 PROTOCOLS/METHODOLOGIES FOR TEST TIME REDUCTION

Session Chair: B. Parnas, Coordinator: R. Arnold

- 9.1 *A Functional Test of 2-GHz/4-GHz RF Digital Communication Device Using Digital Tester*
K. Ichiyama, M. Ishida, K. Nagatani, T. Watanabe
- 9.2 *Theory, Model, and Applications of Non-Gaussian Probability Density Functions for Random Jitter/Noise with Non-White Power Spectral Densities*
D. Chow, M. Shimanouchi, M. Li
- 9.3 *The Implementation and Application of a Protocol-aware Architecture*
T. Lyons, G. Conner, J. Aslanian, S. Sullivan
- 9.4 *Test Time Reduction with SATOM: Simultaneous AC-DC Test with Orthogonal Multi-excitations*
D. Chen, Z. Yu, K. Maniar, M. Nowrozi



Table of Contents

SESSION 10 ADVANCES IN TEST GENERATION

Session Chair: B. Becker, Coordinator: X. Wen

- 10.1 *A Circular Pipeline Processing-based Deterministic Parallel Test Pattern Generator*
K-W. Yeh, J-L. Huang, H-J. Chao, L-T. Wang
- 10.2 *On the Generation of Compact Test Sets*
A. Kumar, J. Rajski, S. Reddy, C. Wang
- 10.3 *Application of Under-Approximation Techniques to Functional Test Generation Targeting Hard-to-Detect Stuck-At Faults*
M. Prabhu, J. Abraham
- 10.4 *A Distributed Multicore Hybrid ATPG System*
X. Cai, P. Wohl

SESSION 11 BOARD TEST METHODS

Session Chair: E. Larsson, Coordinator: T. Chakraborty

- 11.1 *FPGA-based Universal Embedded Digital Instrument*
J. Ferry
- 11.2 *AgentDiag: An Agent-assisted Diagnostic Framework for Board-level Functional Failures*
Z. Sun, L. Jiang, Q. Xu, Z. Zhang, Z. Wang, X. Gu
- 11.3 *Demystifying PDL—What Is It and What Is Its Impact on Current and Future Standards?*
J. Rearick
- 11.4 *BA-BIST: Board Test from Inside the IC Out*
Z. Conroy, A. Crouch

SESSION 12 NOVEL TECHNIQUES FOR ADC AND RF

Session Chair: M. Slamani, Coordinator: S. Sunter

- 12.1 *Accurate Full-Spectrum Test Robust to Simultaneous Noncoherent Sampling and Amplitude Clipping*
S. Sudani, L. Xu, D. Chen
- 12.2 *Zero-Overhead Self-Test and Calibration of RF Transceivers*
A. Nassery, J. Jeong, S. Ozev
- 12.3 *In-System Diagnosis of RF ICs for Tolerance Against On-Chip In-Band Interferers*
N. Azuma, T. Makita, S. Ueyama, M. Nagata, S. Takahashi,
M. Murakami, K. Hori, S. Tanaka, M. Yamaguchi

SESSION 13 MONITORING AND MITIGATING AGING

Session Chair: M. Tehranipoor, Coordinator: Y. Makris

- 13.1 *A Design-for-Reliability Approach Based on Grading Library Cells for Aging Effects*
S. Arasu, M. Nourani, J. Carulli, Jr., K. Butler, V. Reddy
- 13.2 *Representative Critical-Path Selection for Aging-induced Delay Monitoring*
F. Firouzi, F. Ye, K. Chakrabarty, M. Tahoori
- 13.3 *Early-Life Failure Detection Using SAT-based ATPG*
M. Sauer, Y-M. Kim, J. Seomun, H-O. Kim, K-T. Do, J-Y. Choi, K-S. Kim
S. Mitra, B. Becker



Table of Contents

SESSION 14 RELIABILITY AND TEST OF FPGAS AND MEMORIES

Session Chair: F. Frederick, Coordinator: M. Renovell, LIRMM

- 14.1 *Module Diversification: Fault Tolerance and Aging Mitigation for Runtime Reconfigurable Architectures*
H. Zhang, L. Bauer, M. Kochte, E. Schneider, C. Braun, M. Imhof,
H-J. Wunderlich, J. Henkel
- 14.2 *On the Reuse of Read and Write Assist Circuits to Improve Test Efficiency in Low-Power SRAMs*
L. Zordan, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel,
N. Badereddine
- 14.3 *Towards Data Reliable Crossbar-based Memristive Memories*
A. Ghofrani, M. Lastras-Montaña, K-T. Cheng

SESSION 15 DFT ADVANCES

Session Chair: A. Konuk, Coordinator: M. Abadir

- 15.1 *Diagnosis and Layout-aware (DLA) Scan-Chain Stitching*
J. Ye, Y. Huang, Y. Hu, W-T. Cheng, R. Guo, L. Lai, T-P. Tai, X. Li,
W. Changchien, D-M. Lee, J-J. Chen, S. Eruvathi, K. Kumara, C. Liu,
S. Pan
- 15.2 *Design Rule Check on the Clock Gating Logic for Testability and Beyond*
K-H. Tsai, S. Sheng
- 15.3 *ATE Test Time Reduction Using Asynchronous Clocking*
P. Venkataramani, V. Agrawal

PH.D THESIS COMPETITION FORUM: FINAL ROUND

Session Chair and Coordinator: Y. Zorian

- PTF1 *High-Sensitivity Test Signature for Unconventional Analog Circuit Test Paradigms*
S. Sindia, V. Agrawal
- PTF2 *Non-Intrusive Built-In Sensors For Testing RF Circuits*
L. Abdallah , H-G. Stratigopoulos, S. Mir
- PTF3 *Fault Modelling and Diagnosis for Nanometric Analog/Mixed-Signal/RF Circuits*
K. Huang

ITC 2012 Best Paper

Algorithm for Dramatically Improved Efficiency in ADC Linearity Test, by
Z. Yu and D. Chen

Table of Contents

LECTURE 1 Elevator Talks*

Session Chair and Coordinator: S. Mitra

J. Abraham, N. Dutt, M. Fujita, K. Chakrabarty, S. Gupta, M. Hashimoto,
S. Hellebrand, S. Komatsu, X. Li, M. Maniatakos, Z. Peng, Y. Sato,
L-C. Wang, C-W. Wu

LECTURE 2 ADVANCED MEASUREMENT TECHNIQUES

Session Chair: G. Maston, Coordinator: J. O'Reilly

- L 2.1 *Practical Methods for Extending ATE to 40 and 50 Gbps*
D. Keezer, C. Gray, T-H. Chen, A. Majid
- L 2.2 *An Enhanced Procedure for Calculating Dynamic Properties of High-
Performance DAC on ATE*
M. Lu
- L 2.3 *A Novel Test Structure for Measuring the Threshold Voltage Variance in
MOSFETs*
T. Yamaguchi, J. Tandon, S. Komatsu, K. Asada

LECTURE 3 HARDWARE SECURITY AND TRUST

Session Chair: O. Sinanoglu, Coordinator: R. Aitken

- L 3.1* *Physical Analysis for Hardware Assurance*
P. Song
- L 3.2* *Security and Hardware-Software Interface*
M. King
- L 3.3 *VLSI Testing Based Security Metric for IC Camouflaging*
J. Rajendran, O. Sinanoglu, R. Karri
- L 3.4 *Counterfeit Electronics: A Rising Threat in the Semiconductor
Manufacturing Industry*
K. Huang, J. Carulli, Y. Makris
- L 3.5 *Can We Trust Our Chips and Systems?*
C. Merzbacher, R. Makki, P. Song, Y. Zorian

LECTURE 4 TEST METHODS FOR HF SIGNALS

Session Chair: A. Chatterjee, Coordinator: S. Sunter

- L 4.1 *Performance Enhancement of a WCDMA/HSDPA+ Receiver via
Minimizing Error Vector Magnitude*
W. Gao, C. Liu
- L 4.2 *12-Gbps SerDes Jitter Tolerance BIST in Production Loopback Testing*
Y. Cai, L. Fang, I. Chan, M. Olsen, K. Richter
- L 4.3 *Advanced Method to Refine Waveform Smeared by Jitter in Waveform
Sampler Measurement*
H. Okawara

*Presented at ITC, but not included in proceedings.

Table of Contents

ADVANCED INDUSTRIAL PRACTICES

AIP 1 POST-SILICON EVALUATION AND DEBUG

Session Chair and Coordinator: E. Rentschler

- A 1.1* *Validation Relevance, Challenges, Opportunities and Quick Wins*
M. Lowe
- A 1.2* *Is Silicon Another (the Last) Verification Engine?*
S. Bailey
- A 1.3* *Post-Silicon Validation and Debug Challenges: Scaling from SOCs to Servers*
C. Fleckenstein

AIP 2 ON-CHIP MONITORING AND SENSING

Session Chair and Coordinator: M. Tahoori

- A 2.1* *Critical Path Monitor Calibration and Characterization in a Multicore Processor*
A. Drake
- A 2.2* *On-Chip Sensing for Reliability*
M. Pant
- A 2.3* *Efficient In-situ Online Timing Slack Monitoring*
V. Chandra

AIP 3 CHALLENGES OF NEW TECHNOLOGIES

Session Chair: S. Chakravarty, Coordinator: R. Aitken

- A 3.1* *Collaborative Yield Learning for Advanced Nodes*
R. Madge
- A 3.2* *Electrical Characterization Needs for Rapid Yield Learning and Variance Reduction*
B. Stine

AIP 4 LOW-COST TEST WITH HIGH-END TESTERS

Session Chair: S. Davidson, Coordinator: R. Parekhji

- A 4.1* *Massive Multisite for Low-Cost Test*
S. Comen, M. Brophy
- A 4.2* *Lower-Cost Test Solution for CMOS Image Sensor Wafer Sort*
D. Rajakumar, S K. Sathish
- A 4.3* *Challenges with Development of High-end Testers for Lower Test Cost*
S. Desai, B. McCoy

*Presented at ITC, but not included in proceedings.

Table of Contents

AIP 5 SYSTEM-LEVEL TEST EQUIPMENT

Session Chair: B. Bartlett, Coordinator: M. Purtell

- A 5.1* *Wireless Aspects of System Level Test*
C. Olgaard
- A 5.2* *SLT on ATE: Challenges and Vision*
D. Armstrong
- A 5.3* *System Level Test Using Protocol Aware ATE*
S. Molavi

AIP 6 EXPERIENCES WITH SYSTEM-LEVEL TEST

Session Chair: X. Gu, Coordinator: R. Aitken

- A 6.1* *System-level Testing for High-Volume Consumer Products*
H. Chen, C. Hsiao, W. Hsueh, R. Yang
- A 6.2* *Application of System-Level Test to New Industrial ICs*
S. Biswas
- A 6.3* *System-level Test as Part of a Debug Strategy*
C. Fleckenstein

PANEL 1* THE FUTURE OF TEST AUTOMATION —WHERE SHOULD WE PLACE OUR BETS?

Moderator: W. Eklow, Organizer: C. Pyron

Panelists: C.J. Clark, H. Ehrenberg, P. van den Eijnden, J. Johnson, G. Woppman

PANEL 2* WHERE ARE THE WALDOS OF DFT

Moderator: J. Abraham, Organizer: R. Aitken

Panelists: S. Davidson, P. Maxwell, S. Ozev, J. Rajski, J. Rearick

PANEL 3* WHERE IS 3-D TEST GOING? IS IT A NEW MAINSTREAM OR A MARGINAL TREND?

Moderator: W. Eklow, Organizer: Y. Sato

Panelists: K. Chakrabarty, K-Y. Chung, S. Goel, M. Koyanagi, E.J. Marinissen

PANEL 4* CHALLENGES OF SERDES AND DDR DEFECT TESTING AND AC SPEC MEASUREMENTS

Moderator: G. Fleeman, Organizer: E. Atwood

Panelists: A. Burgmeier, M. Li, G. Roberts, R. Salazar, M. Tirupattur

PANEL 5* THE BATTLE OF THE STANDARDS

Moderator: S. Adham, Organizer: R. Kapur

Panelists: C.J. Clark, A. Cron, T. McLaurin, Rearick

*Presented at ITC, but not included in proceedings.

Table of Contents

POSTER SESSION*

Session Chair and Coordinator: W. Eklow

- PO 1 Simultaneous Secured Memory Built-in Self-Test in Heterogeneous Multicore Integrated Circuit*
A. Srivastava
- PO 2 Design-for-Test, Diagnosis and Repair for Robust STTRAM Arrays*
S. Ghosh
- PO 3 Phase Noise Measurement with Sigma-Delta TDC*
H. Kobayashi, D. Hirabayashi, Y. Osawa, N. Harigai, T. Yamaguchi, N. Takai, O. Kobayashi, K. Niitsu
- PO 4 Assertions in Library ATPG Models for Robust Scan Patterns*
S. Bahl, P. Gupta, H. Kaur, M. Jain, K. Abdel-Hafez, S. Talluto
- PO 5 Energy-centric Error Model of SRAM*
S. Ghosh
- PO 6 Defect Analysis and Fault Modeling for Rnv8T Nonvolatile SRAM*
B-C. Bai, C-A. Chen, Y-W. Chen, M-H. Wu, K-L. Luo, C-L. Hsu, L-C. Cheng, C-M. Li
- PO 7 Structural Universal Test Content*
J. Bowling
- PO 8 Layout-aware Weighted Bridge/Open Fault Coverage Considering Multiple Defect Sizes*
M. Arai, K. Iwasaki
- PO 9 Using Scan Diagnosis and Rule Weights to Characterize DFM Rule Performance*
S. Palosh, P. Sharma, C. Yuan, R. Blanton, F. Wang, C. Xue, X. Yang, P.K. Nang, X. Li
- PO 10 Service-oriented Nonvolatile Memories*
M. Indaco, S. Di Carlo, P. Prinetto
- PO 11 Hierarchical Multi-Agent Approach for DfX Logic Verification in APUs*
D. Akselrod, J-A Cruz-Pastora, F. Urrea
- PO 12 Fast Scan-based On-Chip Delay Measurement Using Multiple Asynchronous Transfer Scan Chains*
K. Katoh
- PO 13 Analysis and Test Methodology to Screen Memory-State-specific Parametric Leakage Failures in 28 nm*
S. Dasnurkar, P. Seeram, P. Bhadri
- PO 14 Test Pattern Modification for Average IR-drop Reduction*
J. Li, W-S. Ding, H-Y. Hsieh, X. Wen
- PO 15 Analysis of Top-Of ATPG for Stuck, Transition, UDFM and SDD Faults*
A. Gill, D. Walker, T. Olsen
- PO 16 SRAM Vmin Analysis and Test Guard Band*
J. Lee, C. Yeo, P. Chia
- PO 17 IBM High-Throughput Parallel Parametric Tester Implementation and Smart Test Macro Design for Parallel Testing*
J-H. Liao, A. Gasasira, L. Medina, E. Shiling, E. Soler, G. Moore
- PO 18 OCC Integration for Lower Test Cost and Higher Design Margin!*
R. Rajanarayanan

*Presented at ITC, but not included in proceedings



Table of Contents

POSTER SESSION*

- PO 19 Detection of Ground-Pin Open-Failure in a ZIF Connector Between Probe Card and ATE*
G-Y. Kim, W. Nah, Sungkyunkwan University; S. Yoo, H-J. Kim, S. Park
- PO 20 The LYING Venn Diagram*
S. Blanton
- PO 21 Method for Optimizing Test Time and Escape Rate for a Multivariate Failure Mode*
J. Appleyard, N. Chadwick, M. Carlson
- PO 22 Study of an Automated 77-GHz Automated Radar On-Wafer Test Solution*
J. Nowakowski
- PO 23 An Efficient Approach for Intra-Cell Scan Chain Diagnosis*
Z. Sun, A. Bosio, L. Dillo, P. Girard, A. Todri, A. Virazel, E. Auvray
- PO 24 A Test-driven Methodology for Real-Time Online Temperature Prediction and Power Estimation*
J. Kung, M. Cho, S. Yalamanchili, S. Mukhopadhyay
- PO 25 Counterfeit Electronics: A Rising Threat in the Semiconductor Manufacturing Industry*
K. Huang, Y. Makris, J. Carulli
- PO 26 Emerging Test Standards*
IEEE Standards Working Group Representatives
- PO 27 In-place Signal and Power Noise Waveform Capturing Within 3D Chip Stacking*
M. Nagata, S. Takaya, H. Ikeda
- PO 28 Development of Testing Technology for Wide Bus Chip-to-Chip Interconnection in 3D LSI Chip Stacking System*
M. Aoyagi, F. Imura, S. Melamed, S. Nemoto, N. Watanabe, K. Kikuchi, H. Nakagawa, M. Hagimoto, Y. Matsumoto
- PO 29 Testability of Open Defects at Interconnects in 3D ICs with a Built-in Test Circuit for Supply Current Testing*
S. Umezumi, M. Hashizume, H. Yotsuyanagi, S-K. Lu
- PO 30 Time-to-Digital Converter Embedded in Boundary-Scan Circuit and Its Application to 3D IC Testing*
H. Sakurai, H. Yotsuyanagi, M. Nakamura, M. Hashizume
- PO 31 Test Access Mechanism for TSV Characterization in 3D ICs*
J. Ye, Y. Hu, X. Li, R. Guo, R. Press, Y. Huang, L. Lai, W-T. Cheng, S-Y. Huang
- PO 32 University Research in 2.5/3D IC Test and Design-for-Testability*
K. Chakrabarty, M. Agrawal, S. Deutsch, B. Noia, R, Wang
- PO 33 Design Guidelines for System-level Test*
Z. Zhang, X. Gu, Z. Wang, G. Chen, T. Xu
- PO 34 How to Deal with RAM Errors at System Level?*
K. Li
- PO 35 Using a Component-based DRAM Area, Power, and Timing Modeling Tool (DART) for Fast Variation Analysis*
H-C. Shih, C-W. Wu, P-W. Luo, J-C. Yeh, S-Y. Lin, D-M. Kwai, S-L .Lu, A. Schaefer