Copyrights © Tessolve Semiconductor Pvt. Ltd. All rights reserved.
Design by Webindia
Welcome to Tessolve News & Events. Here you’ll find information on Tessolve including recent announcements, upcoming events, press release etc., we invite you to take a few minutes to browse the site to learn more about what’s latest at Tessolve.
Job Designation: Test Engineer
Qualification : BE/B Tech in Electronics and Communications/ Electrical & Electronics Engineering with an aggregate of 65 % and above (Only 2016 & 2017 Passed out candidates)
Job Role : ATE based testing (Verigy/Advantest, Teradyne/Eagle, any other testers including custom made testers)
Bench testing with TestStand, LabView tools
Hardware design engineer - Board design (Digital, Mixed signal, RF)
Application engineer in ATE
FPGA testing using JTAG / BoundaryScan
System level testing
To apply Click Here
India Electronics & Semiconductor Association has scheduled its annual flagship event IESA Vision Summit 2017 on Feb 21 & 22, 2017 at Hotel Leela Palace, Bangalore. The theme of the event is “Design led Manufacturing – Redifining the future of India’s ESDM”
Tessolve Semiconductor is the Platinum sponsor for this event. Mr. Ujjwal Munjal, Founder Director of Hero Electronix & Mr.P.Rajamanickam, Founder & CEO of Tessolve are among the key speakers.
Highlights of Vision Summit 2017
• Over 50 speakers
• Makeathon on AR & VR
• Makeathon on Industrial IoT
• Technovation Awards
• Makeathon Awards
• Representation by policy makers: both states and Central and country delegations
• 900+ Delegates from Semiconductor cos., Start-ups, Electronics Manufacturing, System Integrators etc.
• CEO meet & Greet
• 50 ESDM start-ups Showcasing products
• Exclusive event coverage by media and Social media
Tessolve inaugurated its new branch office at Vizag on 6th May 2015 with an engineering team size of 12 members. The engineering activity will focus on PCB design and Packaging design initially. The team size will ramp up with more projects in the coming quarters for PCB, packaging and software engineering team activities.
FETNA conference where Raja received an award for his contribution to entrepreneurship at the Tamil Entrepreneurship Forum on July 3,2015
Chennai, June 30, 2015: Kalasalingam University (KLU) in Tamilnadu is to offer an advanced M. Tech. programme in VLSI design, test and manufacturing in association with Bengaluru-based Tessolve Semiconductor.
The curriculum for the course has been designed by Tessolve in consultation with KLU, anticipating the current and future industry trends. A memorandum of understanding for offering the course was signed on Monday by university Chancellor K. Sridharan and Srinivas Chinamilli, Co-founder and President of Tessolve Semiconductor.
News video about the launch event can be accessed here.
An M.Tech degree programme that assures a paid internship and a valuable career at TESSOLVE.
The Kalasalingam University (KLU) in partnership with Tessolve Semiconductor Bangalore, offers a unique M.Tech programme in VLSI Design, Test and Manufacturing. For more details, please refer the course brochure here. To Apply for this M.Tech programme on KLU website Admissions page, click here. To go to KLU main website click here.
March 2015: Silicon India (www.siliconindia.com) has selected Tessolve Semiconductor (www.tessolve.com) in its 20 Most Promising Semiconductor Solution Providers. The positioning is based on Tessolve’s engineering expertise in the areas of Semiconductor Design, Test/Product Engineering, PCB Design, Failure Analysis and Systems design.
To read the Article click here.
To read the Press Release click here.
November 5, 2009, Tessolve Semiconductor Pvt. Ltd. today was named a recipient of SiPort Corporation’s Supplier Appreciation award for outstanding and dedicated support which enabled SiPort to become the #1 HD radio silicon company.
Semi indicating Tessolve article on SEMI Semiconductor Manufacturing magazine
MOUNTAIN VIEW, Calif., Aug. 28 /PR Newswire-FirstCall/ --Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that Tessolve has adopted Synopsys' DFT MAX scan compression solution to reduce the costs of semiconductor testing and diagnostics
MOUNTAIN VIEW, Calif., Aug. 28 /PR Newswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that Tessolve has adopted Synopsys' DFT MAX scan compression solution to reduce the costs of semiconductor testing and diagnostics. DFT MAX automates creation of scan compression circuits on-chip that…
Tessolve Semiconductor specializes in providing world class and cost effective solutions for test development, failure analysis, and reliability test for …
The annual flagship event of India Electronics & Semiconductor Association (IESA) at Bengaluru, India was held on on Feb 02-03, 2015. The IESA Vision Summit provides an ideal platform for business leaders, strategists, policy makers and technology experts to explore the trends, challenges, and opportunities shaping the Indian semiconductor & electronics industry today.
Mr Rajamanickam and Mr Srinivas Chinamilli were among the distinguished speakers in the panel discussion: “Fuelling the Wheels of Change - the essentials”, during the event, that discuss the role played by key sectors in fuelling the wheels of change set in motion by various favourable factors in the country and transforming India into a self-reliant global hub for electronics and semiconductors.
Tessolve participated in the Deftronics expo at BIEC Bangalore on 23rd and 24th September 2014 showcasing the breadth and depth of services offered by the company to a wide range of prospective customers in the Defense industry.
In April 2014, Mr Karthik Chellappa, Test Lead, successfully presented a paper on “Test Optimization for Dual RX RF Transceiver” at the Teradyne Users Group Conference, TUG2014, at Anaheim, CA, USA. Abstract can be seen here.
On 11th Sep. 2013, Mr D Rajakumar, Director – Test Engineering-Tessolve presented a paper at ITC-2013 about "Lower-Cost Test Solution for CMOS Image Sensor Wafer Sort". It was presented under ADVANCED INDUSTRIAL PRACTICES SESSION-4 (AIP 4), which was conducted in the category of LOW COST TEST WITH HIGH END TESTERS. The TOC of the proceedings is available here.
PCB Technology Day 2012 was organized by Mentor Graphics at Hyderabad(15th May 2012) & Bangalore(17th May 2012). Tessolve Semiconductor participated in this event being as authorized distributor to Sale & Support Mentor products in India. Participation from more than hundreds of people from Defence, Space labs, PSU & Industries made this event a grant success.